

(12) United States Patent Chaji et al.

US 9,059,117 B2 (10) Patent No.:

(45) **Date of Patent:** Jun. 16, 2015

(54) HIGH RESOLUTION PIXEL ARCHITECTURE

Applicant: Ignis Innovation Inc., Waterloo (CA)

Inventors: Gholamreza' Chaji, Waterloo (CA);

Vasudha Gupta, Cambridge (CA); Arokia Nathan, Cambridge (CA)

Assignee: Ignis Innovation Inc., Waterloo, Ontario

(CA)

Subject to any disclaimer, the term of this (*) Notice:

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21)Appl. No.: 14/322,995

(22)Filed: Jul. 3, 2014

Prior Publication Data (65)

> US 2014/0312333 A1 Oct. 23, 2014

Related U.S. Application Data

(63) Continuation of application No. 13/724,424, filed on Dec. 21, 2012, now Pat. No. 8,803,417, which is a continuation-in-part of application No. 12/958,035, filed on Dec. 1, 2010, now Pat. No. 8,552,636.

(30)Foreign Application Priority Data

Dec. 1, 2009 (CA) 2686174

(51) Int. Cl.

H01L 27/32

(2006.01)

CPC H01L 27/3218 (2013.01); H01L 51/50 (2013.01); H01L 33/60 (2013.01);

(Continued)

(58)Field of Classification Search

CPC H01L 27/3218 See application file for complete search history.

(56)**References Cited**

U.S. PATENT DOCUMENTS

4/1970 Polkinghorn et al. 3.506.851 A 11/1973 Bapat et al. 3,774,055 A

(Continued)

FOREIGN PATENT DOCUMENTS

CA 1 294 034 1/1992 CA 2 109 951 11/1992

(Continued)

OTHER PUBLICATIONS

Ahnood et al.: "Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements"; dated Aug. 2009.


(Continued)

Primary Examiner — Mary Ellen Bowman (74) Attorney, Agent, or Firm — Nixon Peabody LLP

ABSTRACT

A pixel structure comprises a substantially transparent substrate, a drive transistor formed on the substrate, an organic light emitting device formed on the opposite side of the drive transistor from the substrate, a reflective layer disposed between the light emitting device and the drive transistor and having a reflective surface facing the light emitting device. The reflective layer forms an opening offset from the drive transistor for passing light emitted by the light emitting device to the substrate. At least a portion of the reflective layer is preferably concave in shape to direct reflected light from the light emitting device back onto the light-emitting device.

1 Claim, 8 Drawing Sheets



H01L 51/50

(2006.01)

(Continued)

(52) U.S. Cl.

US 9,059,117 B2 Page 2

(51)	Int. Cl.				5,029 B		Hunter
	H01L 33/60		(2010.01)	6,373	3,454 B	1 4/2002	Knapp et al.
				6,392	2,617 B	1 5/2002	Gleason
	H01L 51/56		(2006.01)	6,414	4,661 B	1 7/2002	Shen et al.
	H01L 27/15		(2006.01)	6,41	7,825 B	1 7/2002	Stewart et al.
	H01L 51/52		(2006.01)		3,488 B		Bu
			*		7,106 B		Stoner et al.
	H01L 33/00		(2010.01)		5,369 B		Yang et al.
	G09G 3/32		(2006.01)		5,845 B		
(50)	HC CL				1,098 B		Yamazaki
(52)	U.S. Cl.				1,466 B		Yamagishi et al.
	CPC	<i>H011</i>	L 51/56 (2013.01); H01L 27/15		8,962 B		Kimura et al.
	(20	013.01): (G09G 3/3233 (2013.01); H01L		2,315 B		Ozawa et al.
			.01); <i>H01L 27/3213</i> (2013.01);		5,683 B		
					1,827 B		Kawashima
			/3211 (2013.01); H01L 27/326		2,138 B		Shannon et al.
	(20:	(3.01); H	101L 27/3262 (2013.01); G09G		5,420 B		Yamazaki
			26 (2013.01); G09G 2300/0439		0,408 B		Bae et al.
				,), 1 00 B		Sanford et al.
		(20	013.01); H01L 33/00 (2013.01)		3,398 B		Harkin
					3,775 B		Sekiya et al.
(56)		Referen	ces Cited		1,606 B		
				,	,		
	U.S.	PATENT	DOCUMENTS		8,030 B 9,244 B		Kane et al. Yamazaki et al.
	4,090,096 A	5/1978	Nagami		8,645 B		Gilmour et al.
	4,160,934 A	7/1979			7,713 B		
	4,354,162 A	10/1982		,	0,580 B		
	4,943,956 A	7/1990			7,266 B		Ma et al.
	4,996,523 A		Bell et al.		0,000 B		Muramatsu et al.
	5,153,420 A		Hack et al.	,	0,344 B		Takeuchi et al.
	5,198,803 A		Shie et al.		3,388 B		Oomura Classes at al
	5,204,661 A		Hack et al.		3,610 B		Shannon et al.
	5,266,515 A		Robb et al.		7,057 B		Koyama et al.
	5,489,918 A		Mosier	,),942 B		Lee et al.
	5,498,880 A		Lee et al.		4,151 B		
	5,557,342 A		Eto et al.		4,636 B		Sanford et al.
				6,738	3,034 B		Kaneko et al.
	5,572,444 A		Lentz et al.	6,738	3,035 B		
	5,589,847 A	12/1996		6,753	3,655 B	2 6/2004	Shih et al.
	5,619,033 A		Weisfield	6,753	3,834 B	2 6/2004	Mikami et al.
	5,648,276 A		Hara et al.	6,756	5,741 B	2 6/2004	Li
	5,670,973 A		Bassetti et al.	6,756	5,952 B	1 6/2004	Decaux et al.
	5,691,783 A		Numao et al.	6,756	5,958 B	2 6/2004	Furuhashi et al.
	5,714,968 A	2/1998		6,77	1,028 B	1 8/2004	Winters
	5,723,950 A		Wei et al.	6,77	7,712 B	2 8/2004	Sanford et al.
	5,744,824 A		Kousai et al.	6,77	7,888 B	2 8/2004	Kondo
	5,745,660 A		Kolpatzik et al.	6,78	1,567 B	2 8/2004	Kimura
	5,748,160 A		Shieh et al.	6,800	5,497 B	2 10/2004	Jo
	5,815,303 A	9/1998		6,800	5,638 B	2 10/2004	Lih et al.
	5,870,071 A		Kawahata	6,800	5,857 B	2 10/2004	Sempel et al.
	5,874,803 A	2/1999	Garbuzov et al.	6.809	9,706 B	2 10/2004	Shimoda
	5,880,582 A		Sawada		5,975 B		Nara et al.
	5,903,248 A	5/1999			8,950 B		Koyama
	5,917,280 A		Burrows et al.		3,371 B		Miyajima et al.
	5,923,794 A		McGrath et al.		,193 B		Yumoto
	5,945,972 A		Okumura et al.		3,117 B		Ishizuka
	5,949,398 A	9/1999			5,346 B		Anzai et al.
	5,952,789 A		Stewart et al.		5,356 B		Hashimoto
	5,952,991 A		Akiyama et al.		,485 B		
	5,982,104 A		Sasaki et al.		3,734 B		
	5,990,629 A		Yamada et al.		9,243 B		
	6,023,259 A		Howard et al.		,419 B		Zavracky et al.
	6,069,365 A		Chow et al.		1.960 B		Yokovama
	6,091,203 A		Kawashima et al.	6.91	1,964 B	2 6/2005	Lee et al.
	6,097,360 A		Holloman		1,448 B		
	6,144,222 A	11/2000			9,871 B		
	6,177,915 B1		Beeteson et al.		4,602 B		Komiya
	6,229,506 B1		Dawson et al.		7,215 B		
	6,229,508 B1	5/2001			7,220 B		Kitaura et al.
	6,246,180 B1		Nishigaki		7,220 B 0,214 B		Komiya et al.
	6,252,248 B1		Sano et al.		3,500 B		LeChevalier
	6,259,424 B1	7/2001	Kurogane				
	6,262,589 B1		Tamukai		7,022 B		McCartney
	6,271,825 B1		Greene et al.		4,194 B		Matsumoto et al.
	6,288,696 B1		Holloman		5,547 B		Bae et al.
	6,304,039 B1		Appelberg et al.		5,142 B		Azami et al.
	6,307,322 B1		Dawson et al.	6,97	5,332 B	2 12/2005	Arnold et al.
	6,310,962 B1		Chung et al.	6,995	5,510 B	2 2/2006	Murakami et al.
	6,320,325 B1		Cok et al.	6,99	5,519 B	2 2/2006	Arnold et al.
	6,323,631 B1	11/2001			3,408 B		Chen et al.
	, ,		<i>5</i>	.,,,=	,		

US 9,059,117 B2

Page 3

(56)		Referen	ces Cited	2001/0026257		10/2001	
	II C	DATENIT	DOCLIMENTS	2001/0030323 2001/0035863		10/2001 11/2001	
	U.S.	PAIENI	DOCUMENTS	2001/0033803			Yoneda et al.
7,027,015	B2	4/2006	Booth, Jr. et al.	2001/0043173	A1		Troutman
7,027,078	B2	4/2006	Reihl	2001/0045929		11/2001	
7,034,793			Sekiya et al.	2001/0052606 2001/0052940			Sempel et al. Hagihara et al.
7,038,392 7,057,359			Libsch et al. Hung et al.	2001/0032340		1/2002	U
7,061,451			Kimura	2002/0011796			Koyama
7,064,733	B2		Cok et al.	2002/0011799			Kimura
7,071,932			Libsch et al.	2002/0012057			Kimura Tai et al.
7,088,051		8/2006	Cok Kimura	2002/0014851 2002/0018034			Ohki et al.
7,088,052 7,102,378			Kuo et al.	2002/0030190			Ohtani et al.
7,106,285			Naugler	2002/0047565			Nara et al.
7,112,820			Chang et al.	2002/0052086 2002/0067134		5/2002	Maeda Kawashima
7,116,058 7,119,493		10/2006	Lo et al. Fryer et al.	2002/0084463			Sanford et al.
7,119,493			Ikeda et al.	2002/0101152			Kimura
7,127,380			Iverson et al.	2002/0101172		8/2002	
7,129,914			Knapp et al.	2002/0105279 2002/0117722			Kimura Osada et al.
7,164,417		1/2007	Cok Yoshida et al.	2002/0117722		9/2002	
7,193,589 7,224,332		5/2007		2002/0158587		10/2002	
7,227,519			Kawase et al.	2002/0158666			Azami et al.
7,245,277			Ishizuka	2002/0158823		10/2002 11/2002	Zavracky et al.
7,248,236			Nathan et al.	2002/0167474 2002/0180369			Koyama
7,262,753 7,274,363			Tanghe et al. Ishizuka et al.	2002/0180721			Kimura et al.
7,310,092	B2		Imamura	2002/0181276			Yamazaki
7,315,295	B2		Kimura	2002/0186214 2002/0190924			Siwinski Asano et al.
7,321,348		1/2008 3/2008	Cok et al.	2002/0190924			Nakamura et al.
7,339,560 7,355,574			Leon et al.	2002/0195967			Kim et al.
7,358,941			Ono et al.	2002/0195968			Sanford et al.
7,368,868			Sakamoto	2003/0020413			Oomura Shimoda
7,411,571		8/2008		2003/0030603 2003/0043088			Booth et al.
7,414,600 7,423,617			Nathan et al. Giraldo et al.	2003/0057895			Kimura
7,474,285	B2		Kimura	2003/0058226			Bertram et al.
7,502,000			Yuki et al.	2003/0062524 2003/0063081			Kimura Kimura et al.
7,528,812			Tsuge et al.	2003/0003081			Sundahl et al.
7,535,449 7,554,512		6/2009	Miyazawa Steer	2003/0076048			Rutherford
7,569,849			Nathan et al.	2003/0090447			Kimura
7,576,718			Miyazawa	2003/0090481 2003/0107560			Kimura Yumoto et al.
7,580,012 7,589,707		8/2009 9/2009	Kim et al.	2003/010/360			Mikami et al.
7,589,707		10/2009		2003/0122745	A1	7/2003	Miyazawa
7,619,594	B2	11/2009	Hu	2003/0122813			Ishizuki et al.
7,619,597		11/2009	Nathan et al.	2003/0142088 2003/0151569			LeChevalier Lee et al.
7,633,470 7,656,370		12/2009	Kane Schneider et al.	2003/0151309			Le Chevalier
7,800,558			Routley et al.	2003/0174152	A1	9/2003	Noguchi
7,847,764	B2	12/2010	Cok et al.	2003/0179626			Sanford et al.
7,859,492		12/2010		2003/0185438 2003/0197663			Osawa et al. Lee et al.
7,868,859 7,876,294			Tomida et al. Sasaki et al.	2003/0210256			Mori et al.
7,924,249			Nathan et al.	2003/0230141			Gilmour et al.
7,932,883			Klompenhouwer et al.	2003/0230980			Forrest et al. Lin et al.
7,969,390			Yoshida Nathan et al.	2003/0231148 2004/0032382			Cok et al.
7,978,187 7,994,712		8/2011		2004/0066357			Kawasaki
8,026,876		9/2011	Nathan et al.	2004/0070557			Asano et al.
8,049,420			Tamura et al.	2004/0070565			Nayar et al.
8,077,123			Naugler, Jr.	2004/0090186 2004/0090400		5/2004	Kanauchi et al.
8,115,707 8,208,084		6/2012	Nathan et al. Lin	2004/0095297	A1		Libsch et al.
8,223,177			Nathan et al.	2004/0100427			Miyazawa
8,232,939	B2		Nathan et al.	2004/0108518		6/2004	
8,259,044 8,264,431			Nathan et al. Bulovic et al.	2004/0135749 2004/0140982		7/2004 7/2004	Kondakov et al.
8,204,431 8,279,143			Nathan et al.	2004/0140982		7/2004	
8,339,386			Leon et al.	2004/0150592			Mizukoshi et al.
2001/0002703	A1	6/2001	Koyama	2004/0150594			Koyama et al.
2001/0009283			Arao et al.	2004/0150595		8/2004	
2001/0024181 2001/0024186			Kubota Kane et al.	2004/0155841 2004/0174347		8/2004	Kasaı Sun et al.
ZUU1/UUZ4180	AI	9/2001	Kane et al.	Z00 1 /01/434/	ΑI	<i>312</i> 004	Sun et al.

US 9,059,117 B2

Page 4

(56)		Referen	ces Cited	2006/0170623	A1	8/2006	Naugler, Jr. et al.
. ,				2006/0176250		8/2006	Nathan et al.
	U.S. I	ALENT	DOCUMENTS	2006/0208961 2006/0208971		9/2006	Nathan et al.
2004/0174354	A 1	0/2004	One et al	2006/0214888			Schneider et al.
2004/0178743			Ono et al. Miller et al.	2006/0232522			Roy et al.
2004/0183759			Stevenson et al.	2006/0244697	A1		Lee et al.
2004/0188687			Arnold et al.	2006/0261841		11/2006	
2004/0196275	A1	10/2004	Hattori	2006/0273997			Nathan et al.
2004/0207615		10/2004		2006/0279481			Haruna et al.
2004/0227697		11/2004		2006/0284801 2006/0284895			Yoon et al. Marcu et al.
2004/0239596			Ono et al. Ono et al.	2006/0290618		12/2006	
2004/0252089 2004/0257313			Kawashima et al.	2007/0001937			Park et al.
2004/0257313			Imamura et al.	2007/0001939		1/2007	Hashimoto et al.
2004/0257355		12/2004		2007/0008251			Kohno et al.
2004/0263437	A1	12/2004		2007/0008268			Park et al.
2004/0263444		12/2004		2007/0008297 2007/0035225			Bassetti Lee et al.
2004/0263445			Inukai et al.	2007/0033223			Uchino et al.
2004/0263541 2005/0007355		1/2004	Takeuchi et al.	2007/0057874			Le Roy et al.
2005/0007357			Yamashita et al.	2007/0069998			Naugler et al.
2005/0007392			Kasai et al.	2007/0075627			Kimura et al 313/503
2005/0017650	A1	1/2005	Fryer et al.	2007/0075727			Nakano et al.
2005/0024081			Kuo et al.	2007/0076226 2007/0080905			Klompenhouwer et al. Takahara
2005/0024393			Kondo et al.	2007/0080905			Takanara Tanabe
2005/0030267			Tanghe et al.	2007/0080908			Nathan et al.
2005/0035353 2005/0057484			Adachi et al. Diefenbaugh et al.	2007/0097038			Yamazaki et al.
2005/0057580			Yamano et al.	2007/0097041	A1	5/2007	Park et al.
2005/0067970			Libsch et al.	2007/0103419			Uchino et al.
2005/0067971	A1	3/2005	Kane	2007/0115221			Buchhauser et al.
2005/0068270			Awakura	2007/0164664 2007/0182671			Ludwicki et al. Nathan et al.
2005/0068275		3/2005		2007/0182071			Ho et al.
2005/0073264 2005/0083323			Matsumoto Suzuki et al.	2007/0236440			Wacyk et al.
2005/0083323			Kageyama et al.	2007/0236517		10/2007	
2005/0110420			Arnold et al.	2007/0241999		10/2007	
2005/0110807		5/2005		2007/0273294			Nagayama
2005/0140598			Kim et al.	2007/0285359		12/2007	
2005/0140610			Smith et al.	2007/0290958 2007/0296672		12/2007	Kim et al.
2005/0145891 2005/0156831		7/2005	Abe Yamazaki et al.	2008/0001525			Chao et al.
2005/0150851			Sakamoto	2008/0001544			Murakami et al.
2005/0168416			Hashimoto et al.	2008/0030518	A1		Higgins et al.
2005/0179626	A1		Yuki et al.	2008/0036708			Shirasaki
2005/0179628			Kimura	2008/0042942			Takahashi
2005/0185200		8/2005		2008/0042948 2008/0048951			Yamashita et al. Naugler, Jr. et al.
2005/0200575 2005/0206590			Kim et al. Sasaki et al.	2008/0055209		3/2008	
2005/0212787			Noguchi et al.	2008/0055211	A1	3/2008	Ogawa
2005/0212787			Zehner et al.	2008/0074413	A1	3/2008	Ogura
2005/0248515	A1	11/2005	Naugler et al.	2008/0088549			Nathan et al.
2005/0269959			Uchino et al.	2008/0088648			Nathan et al.
2005/0269960			Ono et al.	2008/0111766 2008/0116787			Uchino et al. Hsu et al.
2005/0280615 2005/0280766			Cok et al. Johnson et al.	2008/0117144			Nakano et al.
2005/0285/02			Reddy et al.	2008/0150845	A1	6/2008	Ishii et al.
2005/0285825			Eom et al.	2008/0150847			Kim et al.
2006/0001613	A1	1/2006	Routley et al.	2008/0158115			Cordes et al.
2006/0007072			Choi et al.	2008/0158648 2008/0198103			Cummings Toyomura et al.
2006/0007249			Reddy et al.	2008/0198103			Weitbruch et al.
2006/0012310 2006/0012311		1/2006	Chen et al.	2008/0231558			Naugler
2006/0012311			Yamashita	2008/0231562		9/2008	Kwon
2006/0027807			Nathan et al.	2008/0231625			Minami et al.
2006/0030084	A1	2/2006	Young	2008/0252223			Toyoda et al.
2006/0038758			Routley et al.	2008/0252571			Hente et al.
2006/0038762		2/2006		2008/0259020 2008/0290805			Fisekovic et al. Yamada et al.
2006/0066533 2006/0077135			Sato et al. Cok et al.	2008/0290803			Miyake et al.
2006/0077142		4/2006		2009/0058772		3/2009	•
2006/0082523			Guo et al.	2009/0109142			Takahara
2006/0092185			Jo et al.	2009/0121994		5/2009	
2006/0097628	A1	5/2006	Suh et al.	2009/0146926	A1	6/2009	Sung et al.
2006/0097631		5/2006		2009/0160743			Tomida et al.
2006/0103611		5/2006		2009/0174628			Wang et al.
2006/0124940			Miyazawa	2009/0184901		7/2009	
2006/0149493	AI	//2006	Sambandan et al.	2009/0195483	Al	8/2009	Naugler, Jr. et al.

US 9,059,117 B2

Page 5

(56)	Refe	ences Cited	EI			8/2004
	U.S. PATEI	NT DOCUMENTS	EI EI	1 469 448	A	10/2004 10/2004
2009/0201281	A.1 8/20	9 Routley et al.	EH EH		A2	4/2005 11/2005
2009/0206764	A1 8/20	99 Schemmann et al.	EI EI			5/2007
2009/0213046 2009/0244046			EI EI			11/2007 1/2008
2009/0262047	A1 10/20	9 Yamashita et al.	EI EI		A 1 *	1/2008
2010/0004891 2010/0026725			Gl		A4 '	3/2008 12/2003
2010/0039422	A1 2/20	10 Seto	JР			10/1989 2/1992
2010/0039458 2010/0060911		10 Nathan et al. 10 Marcu et al.	JР	6-314977		11/1994
2010/0079419	A1 4/20	10 Shibusawa	JР			12/1996 4/1997
2010/0165002 2010/0194670		10 Ahn 10 Cok	JР	10-254410		9/1998
2010/0207960		10 Kimpe et al.	JР			7/1999 8/1999
2010/0225630 2010/0251295		10 Levey et al.10 Amento et al.	JP	11 231805		8/1999
2010/0277400			JP JP			10/1999 2/2000
2010/0315319 2011/0063197		10 Cok et al.	JP	2000-81607		3/2000
2011/0069051 2011/0069089		11 Nakamura et al.11 Kopf et al.	JР			5/2001 7/2001
2011/0009089		11 Kopi et al. 11 Leon et al.	JР	2002-055654		2/2002
2011/0149166		11 Botzas et al.	JР			3/2002 5/2002
2011/0181630 2011/0199395		Smith et al.Nathan et al.	JP	2002-278513		9/2002
2011/0227964	A1 9/20		JР			11/2002 3/2003
2011/0273399 2011/0293480		l 1 Lee I 1 Mueller	JP	2003-124519		4/2003
2012/0056558	A1 3/20	12 Toshiya et al.	JР			6/2003 9/2003
2012/0062565 2012/0262184		12 Fuchs et al.12 Shen	JР	2003-308046		10/2003
2012/0202184		12 Chaji	JР			11/2003 1/2004
2013/0027381		13 Nathan et al.	JР			5/2004
2013/0057595 2013/0112960		13 Nathan et al.13 Chaji et al.	JP			10/2004 3/2005
2013/0135272	A1 5/20	13 Park	JP			3/2007
2013/0309821 2013/0321671		13 Yoo et al. 13 Cote et al.	ЪЪ			5/2008 10/2008
			KI TV			12/2004 10/1998
FO	REIGN PA	TENT DOCUMENT	T T	W 473622		1/2002
CA	2 249 592	7/1998	T\ T\			5/2002 9/2002
CA CA	2 368 386 2 242 720	9/1999 1/2000	T	W 538650		6/2003
CA	2 354 018	6/2000	TV TV			9/2004 11/2004
CA CA	2 432 530 2 436 451	7/2002 8/2002	T	W 200727247		7/2007
CA	2 438 577	8/2002	W W			10/1998 9/1999
CA CA	2 463 653 2 498 136	1/2004 3/2004	W	O WO 01/06484		1/2001
CA	2 522 396	11/2004	W W			4/2001 8/2001
CA CA	2 443 206 2 472 671	3/2005 12/2005	W W			8/2002 1/2003
CA	2 567 076	1/2006	W			4/2003
CA CA	2 526 782 2 541 531	4/2006 7/2006	W W		A1	7/2003 7/2003
CA	2 550 102	4/2008	W	O WO 03/077231		9/2003
CA CN	2 773 699 1381032	10/2013 11/2002	W W		Λ	1/2004 3/2004
CN CN	1448908 1760945	10/2003 4/2006	W	O WO 2004/034364	71	4/2004
CN	1886774	12/2006	W W		Δ1	6/2004 12/2004
	102656621 103562988 <i>A</i>	9/2012 2/2014	W	O WO 2005/022498		3/2005
EP	0 158 366	10/1985	W W		A	3/2005 3/2005
EP EP	1 028 471 1 111 577	8/2000 6/2001	W	O WO 2005/029456		3/2005
EP	1 130 565 A	.1 9/2001	W W		A 1	6/2005
EP EP	1 194 013 1 335 430 A	4/2002 .1 8/2003	W W		ΑI	1/2006 5/2006
EP	1 372 136	12/2003	W	O WO 2006/063448	A	6/2006
EP EP	1 381 019 1 418 566	1/2004 5/2004	W W		A	8/2006 1/2007
EP	1 429 312 A		W			7/2007

(56) References Cited

FOREIGN PATENT DOCUMENTS

WO	WO 2007/120849 A2	10/2007
WO	WO 2009/048618	4/2009
WO	WO 2009/055920	5/2009
WO	WO 2010/023270	3/2010
WO	WO 2011/041224 A1	4/2011
WO	WO 2011/064761 A1	6/2011
WO	WO 2011/067729	6/2011
WO	WO 2012/160424 A1	11/2012
WO	WO 2012/160471	11/2012
WO	WO 2012/164474 A2	12/2012
WO	WO 2012/164475 A2	12/2012
WO	WO 2014/097264 A1	6/2014
WO	WO 2014/141156 A1	9/2014

OTHER PUBLICATIONS

Alexander et al.: "Pixel circuits and drive schemes for glass and elastic AMOLED displays"; dated Jul. 2005 (9 pages).

Alexander et al.: "Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV"; dated May 2010 (4 pages).

Ashtiani et al.: "AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation"; dated Mar. 2007 (4 pages).

Chaji et al.: "A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays"; dated Jul. 2008 (5 pages). Chaji et al.: "A fast settling current driver based on the CCII for AMOLED displays"; dated Dec. 2009 (6 pages).

Chaji et al.: "A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V~T- and V~O~L~E~D Shift Compensation"; dated May 2007 (4 pages).

Chaji et al.: "A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays"; dated Jun. 2005 (4 pages).

Chaji et al.: "A low-power high-performance digital circuit for deep submicron technologies"; dated Jun. 2005 (4 pages).

Chaji et al.: "A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs"; dated Oct. 2005 (3 pages).

Chaji et al.: "A Novel Driving Scheme and Pixel Circuit for AMOLED Displays"; dated Jun. 2006 (4 pages).

Chaji et al.: "A Novel Driving Scheme for High Resolution Largearea a-SI:H AMOLED displays"; dated Aug. 2005 (3 pages).

Chaji et al.: "A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays"; dated Dec. 2006 (12 pages).

Chaji et al.: "A Sub-µA fast-settling current-programmed pixel circuit for AMOLED displays"; dated Sep. 2007.

Chaji et al.: "An Enhanced and Simplified Optical Feedback Pixel

Circuit for AMOLED Displays"; dated Oct. 2006. Chaji et al.: "Compensation technique for DC and transient instabil-

ity of thin film transistor circuits for large-area devices"; dated Aug. 2008.

Chaji et al.: "Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel"; dated Apr. 2005 (2 pages).

Chaji et al.: "Dynamic-effect compensating technique for stable a-Si:H AMOLED displays"; dated Aug. 2005 (4 pages).

Chaji et al.: "Electrical Compensation of OLED Luminance Degradation"; dated Dec. 2007 (3 pages).

Chaji et al.: "eUTDSP: a design study of a new VLIW-based DSP architecture"; dated My 2003 (4 pages).

Chaji et al.: "Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors"; dated Feb. 2009 (8

Chaji et al.: "High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)"; dated Oct. 2001 (4 pages).

Chaji et al.: "High-precision, fast current source for large-area current-programmed a-Si flat panels"; dated Sep. 2006 (4 pages).

Chaji et al.: "Low-Cost AMOLED Television with IGNIS Compensating Technology"; dated May 2008 (4 pages).

Chaji et al.: "Low-Cost Stable a-Si: HAMOLED Display for Portable Applications"; dated Jun. 2006 (4 pages).

Chaji et al.: "Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display"; dated Jun. 2008 (5 pages).

Chaji et al.: "Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging"; dated Nov. 2008 (3 pages).

Chaji et al.: "Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays"; dated May 2007 (6 pages).

Chaji et al.: "Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family"; dated 2002 (4 pages).

Chaji et al.: "Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors"; dated May 2006 (4 pages).

Chaji et al.: "Stable Pixel Circuit for Small-Area High-Resolution a-Si:H AMOLED Displays"; dated Oct. 2008 (6 pages).

Chaji et al.: "Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback"; dated Feb. 2010 (2 pages).

Chaji et al.: "Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays"; dated 2008 (177 pages).

European Search Report for Application No. EP 01 11 22313 dated Sep. 14, 2005 (4 pages).

European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.

European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).

European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.

European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.

European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).

European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).

European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.

European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).

European Search Report for Application No. EP 10 16 6143, dated Sep. 3, 2010 (2 pages).

European Search Report for Application No. EP 10 83 4294.0-1903, dated Apr. 8, 2013, (9 pages).

European Search Report for Application No. PCT/CA2006/000177 dated Jun. 2, 2006.

European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).

Extended European Search Report for Application No. 11 73 9485.8 mailed Aug. 6, 2013(14 pages).

Extended European Search Report for Application No. EP 09 73 3076.5, mailed Apr. 27, (13 pages).

Extended European Search Report for Application No. EP 11 16 8677.0, mailed Nov. 29, 2012, (13 page).

Extended European Search Report for Application No. EP 11 19 1641.7 mailed Jul. 11, 2012 (14 pages).

Fossum, Eric R.. "Active Pixel Sensors: Are CCD's Dinosaurs?" SPIE: Symposium on Electronic Imaging. Feb. 1, 1993 (13 pages).

Goh et al., "A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes", IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 583-585.

International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006, 4 pages.

International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.

International Search Report for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (2 pages).

International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.

International Search Report for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (2 pages).

International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.

International Search Report for Application No. PCT/CA2009/000501, mailed Jul. 30, 2009 (4 pages).

(56) References Cited

OTHER PUBLICATIONS

International Search Report for Application No. PCT/CA2009/001769, dated Apr. 8, 2010 (3 pages).

International Search Report for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 3 pages.

International Search Report for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 5 pages.

International Search Report for Application No. PCT/IB2010/055541 filed Dec. 1, 2010, dated May 26, 2011; 5 pages.

International Search Report for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (6 pages).

International Search Report for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 3 pages.

International Search Report for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).

International Search Report for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (3 pages).

International Search Report for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (4 pages).

International Search Report for Application No. PCT/JP02/09668, mailed Dec. 3, 2002, (4 pages).

International Written Opinion for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (5 pages).

International Written Opinion for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (4 pages).

International Written Opinion for Application No. PCT/CA2009/000501 mailed Jul. 30, 2009 (6 pages).

International Written Opinion for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 6 pages.

US3481, dated Apr. 7, 2011, 6 pages. International Written Opinion for Application No. PCT/IB2010/

055486, Dated Apr. 19, 2011, 8 pages. International Written Opinion for Application No. PCT/IB2010/

055541, dated May 26, 2011; 6 pages.

International Written Opinion for Application No. PCT/IB2011/

050502, dated Jun. 27, 2011 (7 pages).

International Written Opinion for Application No. PCT/IB2011/051103, dated Jul. 8, 2011, 6 pages.

International Written Opinion for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).

International Written Opinion for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (6 pages).

International Written Opinion for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (5 pages).

International Written Opinion for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014; (4 pages).

Jafarabadiashtiani et al.: "A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback"; dated 2005 (4 pages).

Kanicki, J., et al. "Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays." Asia Display: International Display Workshops, Sep. 2001 (pp. 315-318).

Karim, K. S., et al. "Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging." IEEE: Transactions on Electron Devices. vol. 50, No. 1, Jan. 2003 (pp. 200-208).

Lee et al.: "Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon"; dated 2006.

Lee, Wonbok: "Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays", Ph.D. Dissertation, University of Southern California (124 pages).

Ma E Y et al.: "organic light emitting diode/thin film transistor integration for foldable displays" dated Sep. 15, 1997(4 pages).

Matsueda y et al.: "35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver"; dated May 2004.

Mendes E., et al. "A High Resolution Switch-Current Memory Base Cell." IEEE: Circuits and Systems. vol. 2, Aug. 1999 (pp. 718-721). Nathan A. et al., "Thin Film imaging technology on glass and plastic" ICM 2000, proceedings of the 12 international conference on microelectronics, dated Oct. 31, 2001 (4 pages).

Nathan et al., "Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic", IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486. Nathan et al.: "Backplane Requirements for active Matrix Organic Light Emitting Diode Displays,"; dated 2006 (16 pages).

Nathan et al.: "Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation"; dated Sep. 2009 (1 page).

Nathan et al.: "Driving schemes for a-Si and LTPS AMOLED displays"; dated Dec. 2005 (11 pages).

Nathan et al.: "Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)"; dated 2006 (4 pages).

Office Action in Japanese patent application No. JP2006-527247 dated Mar. 15, 2010. (8 pages).

Office Action in Japanese patent application No. JP2007-545796 dated Sep. 5, 2011. (8 pages).

Office Action in Japanese patent application No. JP2012-541612 dated Jul. 15, 2014. (3 pages).

Partial European Search Report for Application No. EP 11 168 677.0, mailed Sep. 22, 2011 (5 pages).

Partial European Search Report for Application No. EP 11 19 1641.7, mailed Mar. 20, 2012 (8 pages).

Philipp: "Charge transfer sensing" Sensor Review, vol. 19, No. 2, Dec. 31, 1999, 10 pages.

Rafati et al.: "Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles"; dated 2002 (4 pages).

Safavian et al.: "3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging"; dated Jun. 2006 (4 pages).

Safavian et al.: "A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging"; dated May 2007 (7 pages).

Safavian et al.: "A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging"; dated May 2008 (4 pages).

Safavian et al.: "Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy"; dated Aug. 2005 (4 pages).

Safavian et al.: "TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]"; dated Sep. 2005 (9 pages).

Safavian et al.: "Three-TFT image sensor for real-time digital X-ray imaging"; dated Feb. 2, 2006 (2 pages).

Search Report for Taiwan Invention Patent Application No. 093128894 dated May 1, 2012. (1 page).

Search Report for Taiwan Invention Patent Application No. 94144535 dated Nov. 1, 2012. (1 page).

Singh, et al., "Current Conveyor: Novel Universal Active Block", Samriddhi, S-JPSET vol. I, Issue 1, 2010, pp. 41-48 (12EPPT).

Smith, Lindsay I., "A tutorial on Principal Components Analysis," dated Feb. 26, 2001 (27 pages).

Spindler et al., System Considerations for RGBW OLED Displays, Journal of the SID 14/1, 2006, pp. 37-48.

Stewart M. et al., "polysilicon TFT technology for active matrix oled displays" IEEE transactions on electron devices, vol. 48, No. 5, dated May 2001 (7 pages).

Vygranenko et al.: "Stability of indium—oxide thin-film transistors by reactive ion beam assisted deposition"; dated 2009.

Wang et al.: "Indium oxides by reactive ion beam assisted evaporation: From material study to device application"; dated Mar. 2009 (6 pages).

Yi He et al., "Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays", IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.

Yu, Jennifer "Improve OLED Technology for Display", Ph.D. Dissertation, Massachusetts Institute of Technology, Sep. 2008 (151 pages).

International Search Report for Application No. PCT/IB2014/058244, Canadian Intellectual Property Office, dated Apr. 11, 2014; (6 pages).

(56) References Cited

OTHER PUBLICATIONS

International Search Report for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 23, 2014; (6 pages).

Written Opinion for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 12, 2014 (6 pages). Written Opinion for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014 (3 pages). Extended European Search Report for Application No. EP 14158051. 4, mailed Jul. 29, 2014, (4 pages).

International Search Report and Written Opinion of the ISA for Application No. PCT/IB2014/059761, mailed Jul. 14, 2014 (15 pages).

International Search Report and Written Opinion mailed Mar. 5, 2014 which issued in corresponding International Patent Application No. PCT/IB2013/061228 (8 pages).

Office Action in Chinese Patent Invention No. 201080060644, dated Jul. 3, 2014 (15 pages). (W/English translation).

European Supplementary Partial Search Report, EP10834297, dated Oct. 20, 2014, 6, pages.

* cited by examiner




FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)





FIG. 2






FIG. 6




FIG. 7







FIG. 8B


- 910





Jun. 16, 2015















- 910



915a

HIGH RESOLUTION PIXEL ARCHITECTURE

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application is a continuation of and claims priority to U.S. patent application Ser. No. 13/724,424, filed Dec. 21, 2012, now allowed, which is a continuation-in-part of and claims priority to U.S. patent application Ser. No. 12/958, 035, filed Dec. 1, 2010, now U.S. Pat. No. 8,552,636, which 10 claims priority to Canadian Application No. 2,686,174, filed Dec. 1, 2009, now abandoned, each of which is hereby incorporated by reference herein in its entirety.

FIELD OF THE INVENTION

The present invention generally relates to active matrix organic light emitting device (AMOLED) displays, and particularly to a pixel structure that has a larger aperture ratio in such displays.

BACKGROUND

Currently, active matrix organic light emitting device ("AMOLED") displays are being introduced. The advantages 25 of such displays include lower power consumption, manufacturing flexibility and faster refresh rate over conventional liquid crystal displays. In contrast to conventional liquid crystal displays, there is no backlighting in an AMOLED display as each pixel consists of different colored organic light emit- 30 ting devices (e.g., red, green and blue) emitting light independently. The organic light emitting diodes (OLED) emit light based on current supplied through a drive transistor. The drive transistor is typically a thin film transistor (TFT) fabricated from either amorphous silicon or polysilicon. The power 35 consumed in each OLED has a direct relation with the magnitude of the generated light in that OLED.

The drive-in current of the drive transistor determines the pixel's luminance and the surface (aperture) of the actual AMOLED displays are typically fabricated from the OLED, the drive transistor, any other supporting circuits such as enable or select transistors as well as various other drive and programming lines. Such other components reduce the aperture of the pixel because they do not emit light but are needed 45 for proper operation of the OLED.

Generally color displays have three OLEDs arranged in a "stripe" for each pixel 10 as shown in FIG. 1A. The pixel 10 in FIG. 1A is a bottom emission type OLED where the OLEDs are fabricated on the substrate of the integrated circuit 50 where there is no other components such as transistors and metal lines. The pixel 10 includes OLEDs 12, 14 and 16 and corresponding drive transistors 22, 24 and 26 arranged in parallel creating a "stripe" arrangement. Parallel power lines 32, 34 and 36 are necessary to provide voltage to the OLEDs 55 12, 14 and 16 and drive transistors 22, 24 and 26. The OLEDs 12, 14 and 16 emit red, green and blue light respectively and different luminance levels for each OLED 12, 14 and 16 may be programmed to produce colors along the spectrum via programming voltages input from a series of parallel data 60 lines 42, 44 and 46. As shown in FIG. 1A, additional area must be reserved for a select line 50 and the data lines 42, 44 and 46 as well as the power lines 32, 34 and 36 for the OLEDs 12, 14 and 16 and the drive transistors 22, 24 and 26. In this known configuration, the aperture of the integrated circuit of the 65 pixel 10 is much less than the overall area of the integrated circuit because of the areas needed for the drive transistor and

power and data lines. For example, in producing a shadow mask for fabricating such an integrated circuit for the pixel 10, the distance between two adjacent OLEDs such as the OLEDs 12 and 14 and the OLED size is significant (larger than 20 um). As a result, for high resolution display (e.g. 253 ppi with 33.5 um sub pixel width), the aperture ratio will be

FIG. 1B shows a circuit diagram of the electronic components, namely the OLED 12, the drive transistor 22, the power input for the drive voltage line 32 and the programming voltage input 42 for each of the color OLEDs that make up the pixel 10. The programming voltage input 42 supplies variable voltage to the drive transistor 22 that in turn regulates the current to the OLED 12 to determine the luminance of the 15 OLED 12.

FIG. 1C shows the cross section for the conventional bottom emission structure such as for the pixel 10 in FIG. 1A. As is shown, OLED 12 is fabricated to the side of the other components on the substrate in an open area. Thus, the OLED light emission area is limited by the other components in the pixel. A common electrode layer 70 provides electrical connection to the OLED 12. In this case, the current density is high because of the limited area for light emission. The OLED voltage is also high due to higher current density. As a result, the power consumption is higher and the OLED lifetime is reduced.

Another type of integrated circuit configuration for each of the OLEDs that make up the pixel involves fabricating the OLED over the backplane components (such as transistors and metal traces) and is termed a top emission configuration. The top emission configuration allows greater surface area for the OLED and hence a higher aperture ratio, but requires a thinner common electrode to the OLEDs because such an electrode must be transparent to allow light to be emitted from the OLEDs. The thin electrode results in higher resistance and causes significant voltage drop across this electrode. This may be an issue for larger area displays which in nature need a larger area common electrode.

Therefore, currently, the apertures of pixels for OLED OLED device determines the pixel's OLED lifetime. 40 displays are limited due to the necessity of drive transistors and other circuitry. Further, the aperture ratios of the OLEDs in OLED displays are also limited because of the necessity to have a minimal amount of space between OLEDs due to design rule requirements. Therefore, there is a need for increasing the aperture ratios of OLED based integrated circuit pixels for higher resolution displays.

SUMMARY

In accordance with one embodiment, a pixel structure comprises a substantially transparent substrate, a drive transistor formed on the substrate, an organic light emitting device formed on the opposite side of the drive transistor from the substrate, a reflective layer disposed between the light emitting device and the drive transistor and having a reflective surface facing the light emitting device, the reflective layer forming an opening offset from the drive transistor for passing light emitted by the light emitting device to the substrate. At least a portion of the reflective layer is preferably concave in shape to direct reflected light from the light emitting device back onto the light-emitting device.

In one implementation, the pixel structure comprises a substrate; a first photoresist layer having a first opening over the substrate; a reflective layer having a second opening, the reflective layer covering the first photoresist layer; a second photoresist layer in the second opening and over the reflective layer; and an organic light emitting device formed over the

second photoresist layer, The second opening overlaps with the first opening, and at least a portion of the reflective layer is concave in shape. A drive transistor is disposed between the substrate and the first photoresist layer for controlling the luminance of the organic light emitting device. The organic light emitting device preferably comprises an anode layer over the second photoresist layer, an organic electroluminescent layer over the anode layer, and a cathode layer over the organic electroluminescent layer. The reflective layer has a reflective surface facing the organic light emitting device, and directing light from the organic light emitting device to the second opening.

In accordance with another embodiment, a method of forming a pixel structure comprises providing a substrate; forming a first photoresist layer having a first opening over the substrate; forming a reflective layer having a second opening, the reflective layer covering the first photoresist layer; forming a second photoresist layer in the second opening and over the reflective layer; and forming an organic light emitting 20 control; device over the second photoresist layer. The second opening overlaps the first opening, and at least a portion of the reflective layer is concave in shape. In one implementation, the step of forming the first photoresist layer comprises depositing the first photoresist layer on the substrate; forming a first mask 25 layer on the first photoresist layer; depositing a third photoresist layer on the first mask layer; forming a second mask layer on the third photoresist layer; applying ultraviolet radiation to the second mask layer, thereby separating the third photoresist layer; removing the second mask layer; etching 30 the first mask layer with the third photoresist layer, thereby separating the first mask layer; removing the third photoresist layer; etching the first photoresist layer with the first mask layer, thereby forming the first opening; and removing the first mask layer.

The step of forming the reflective layer preferably comprises depositing the reflective layer on the first photoresist layer and the substrate; depositing a third photoresist layer on the reflective layer; applying ultraviolet radiation to the third photoresist layer; developing the third photoresist layer; etching the reflective layer with the third photoresist layer, thereby forming the second opening; and removing the third photoresist layer.

The step of forming an organic light emitting device over the second photoresist layer preferably comprises forming an anode layer over the second photoresist layer; forming an organic electroluminescent layer over the anode layer; and forming a cathode layer over the organic electroluminescent layer.

The step of forming an organic electroluminescent layer 50 over the anode layer preferably comprises forming a hole injection layer over the anode layer; forming a hole transport layer over the hole injection layer; forming an emission layer over the hole transport layer; forming an electron transport layer over the emission layer; and forming an electron injection layer over the electron transport layer.

Another example is an integrated circuit for a pixel. The integrated circuit includes a common electrode layer and an organic light emitting device located on the common electrode layer. The organic light emitting device includes an 60 emission surface. A drive transistor is disposed on part of the emission surface. A reflector layer is disposed between the drive transistor and the organic light emitting device. The reflector layer includes an aperture over the emission surface and a reflective surface facing the emission surface. The 65 reflective surface reflects light emitted from the light emitting surface through the aperture.

4

The foregoing and additional aspects and embodiments of the present invention will be apparent to those of ordinary skill in the art in view of the detailed description of various embodiments and/or aspects, which is made with reference to the drawings, a brief description of which is provided next.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings.

FIG. 1A is a layout of a prior art integrated circuit for an OLED pixel;

FIG. 1B is a circuit diagram of one of the OLEDs and corresponding drive transistor for the OLED pixel in FIG. 1A;

FIG. 1C is a side view of the integrated circuit of the OLED pixel in FIG. 1A;

FIG. 2 is a block diagram of an AMOLED display with reference pixels to correct data for parameter compensation control:

FIG. 3 is a configuration of an integrated circuit for a RGB type pixel having staggered OLEDs for increased aperture;

FIG. 4 is a configuration of an integrated circuit for a RGBW type pixel having staggered OLEDs for increased aperture;

FIG. **5** is a configuration of an integrated circuit for a top emission arrangement for an RGB OLED pixel;

FIG. 6 is an alternate configuration for an integrated circuit for a top emission RGB OLED pixel;

FIG. 7 is a cross section view of an OLED pixel with a reflector to increase luminance output from the pixel;

FIG. 8A is a graph of the aperture ratios of a known stripe arrangement of OLEDs in a pixel in comparison with the staggered arrangement in FIG. 3;

FIG. 8B is a graph of the aperture ratio of known stripe arrangements of OLEDs in a pixel in comparison with a staggered top emission arrangement such as that in FIG. 7; and

the reflective layer; applying ultraviolet radiation to the third photoresist layer; etching the reflective layer with the third photoresist layer, etching the reflective layer with the third photoresist layer,

While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

DETAILED DESCRIPTION

FIG. 2 is an electronic display system 200 having an active matrix area or pixel array 202 in which an array of active pixels 204a-d are arranged in a row and column configuration. Each of the active pixels 204 includes red, green and blue organic light emitting devices (OLED) to emit different color components that are combined to produce different colors for emission from the pixel. For ease of illustration, only two rows and columns of pixels are shown. External to the active matrix area 202 is a peripheral area 206 where peripheral circuitry for driving and controlling the pixel array 202 are located. The peripheral circuitry includes a gate or address driver circuit 208, a source or data driver circuit 210, a controller 212, and an optional supply voltage (e.g., Vdd) driver 214. The controller 212 controls the gate, source, and supply voltage drivers 208, 210, 214. The gate driver circuit 208,

-5

under control of the controller 212, operates on address or select lines SEL[i], SEL[i+1], and so forth, one for each row of pixels 204 in the pixel array 202. In pixel sharing configurations described below, the gate or address driver circuit 208 can also optionally operate on global select lines GSEL[j] and 5 optionally /GSEL[j], which operate on multiple rows of pixels 204a-d in the pixel array 202, such as every two rows of pixels 204. The source driver circuit 210, under control of the controller 212, operates on voltage data lines Vdata[k], Vdata [k+1], and so forth, one for each column of pixels 204 in the pixel array 202. The voltage data lines carry voltage programming information to each pixel 204 indicative of brightness of each of the color components of the light emitting devices in the pixel **204**. A storage element, such as a capacitor, in each of the light emitting devices of the pixels 204 stores the voltage programming information until an emission or driving cycle turns on each of the light emitting devices. The optional supply voltage driver 214, under control of the controller 212, controls a supply voltage (VDD) line, one for each 20 row of pixels 204 in the pixel array 202.

The display system 200 may also include a current source circuit, which supplies a fixed current on current bias lines. In some configurations, a reference current can be supplied to the current source circuit. In such configurations, a current source control controls the timing of the application of a bias current on the current bias lines. In configurations in which the reference current is not supplied to the current source circuit, a current source address driver controls the timing of the application of a bias current on the current bias lines.

As is known, each pixel 204 in the display system 200 needs to be programmed with data indicating the brightness of each of the light emitting devices in the pixel 204 to produce the desired color to be emitted from the pixel 204. A frame defines the time period that includes a programming 35 cycle or phase during which each and every pixel 204 in the display system 200 is programmed with programming voltages indicative of a brightness and a driving or emission cycle or phase during which each light emitting device in each pixel is turned on to emit light at a brightness commensurate with 40 the programming voltage stored in a storage element. A frame is thus one of many still images that compose a complete moving picture displayed on the display system 200. There are at least two schemes for programming and driving the pixels: row-by-row, or frame-by-frame. In row-by-row pro- 45 gramming, a row of pixels is programmed and then driven before the next row of pixels is programmed and driven. In frame-by-frame programming, all rows of pixels in the display system 200 are programmed first, and all of the pixels are driven row-by-row. Either scheme can employ a brief vertical 50 blanking time at the beginning or end of each frame during which the pixels are neither programmed nor driven.

The components located outside of the pixel array 202 may be located in a peripheral area 206 around the pixel array 202 on the same physical substrate on which the pixel array 202 is 55 disposed. These components include the gate driver 208, the source driver 210 and the optional supply voltage control 214. Alternately, some of the components in the peripheral area can be disposed on the same substrate as the pixel array 202 while other components are disposed on a different substrate, or all of the components in the peripheral area can be disposed on a substrate different from the substrate on which the pixel array 202 is disposed. Together, the gate driver 208, the source driver 210, and the supply voltage control 214 make up a display driver circuit. The display driver circuit in some configurations may include the gate driver 208 and the source driver 210 but not the supply voltage control 214.

6

The display system 200 further includes a current supply and readout circuit 220, which reads output data from data output lines, VD [k], VD [k+1], and so forth, one for each column of pixels 204a, 204c in the pixel array 202. The drive transistors for the OLEDs in the pixels 204 in this example are thin film transistors that are fabricated from amorphous silicon. Alternatively, the drive transistors may be fabricated from polysilicon.

In the configurations for the OLEDs described below, the aperture ratio is improved through minimizing the blocked area of the OLED emission surface by changing the arrangement of the drive transistors and the OLEDs. Another configuration for top emission allows the light guided from the area that is blocked by the drive transistor and metallic layers such as power and programming lines to a window over the emission surface of the OLED. As a result, the aperture ratio is much larger than actual opening.

The arrangement of OLED and drive transistors described below makes the pixel opening less dependent to the fabrication design rules that require certain distances between OLEDs and certain widths of voltage supply and data lines. This technique allows fabrication of high resolution displays while results in reasonable aperture ratio without the need for a high resolution fabrication process. Consequently, the use of shadow masks becomes possible, or even easier, for partitioning the pixel for high pixel densities.

FIG. 3 shows a top view of an integrated circuit layout for a pixel 300 which is a staggered architecture for a RGB bottom emission pixel. The integrated circuit layout of the pixel 300 includes a top subrow 302 and a bottom subrow 304 each having a series of OLEDs. Each of the OLEDs constitute a sub-pixel in the individual pixels such as the pixel 300. The sub-pixels (e.g. green, red and blue) alternate between the subrows. In this example, the top subrow 302 includes a green OLED 310, a drive transistor 312, a red OLED 314 and a drive transistor 316. The bottom subrow 304 includes a drive transistor 320, a blue OLED 322, a drive transistor 324 and a green OLED 326. A select line 330 is fabricated on top of the top subrow 302 and a select line 332 is fabricated on the bottom of the bottom subrow 304. The drive transistor 316 and the green OLED 326 belong to a next pixel 350 in the array and share the select lines 330 and 332 with the pixel 300. The OLEDs 310, 314 and 322 in the pixel 300 are therefore in staggered arrangement allowing them to be placed closer together side by side. It is to be understood that the term subrow is simply used for convenience. From another perspective, the different OLEDs may be staggered on adjacent columns. The various OLEDs are arranged so certain OLEDs are next to each other and other OLEDs are above or below the OLEDs next to each other in order to allow the increase in the width of the OLEDs.

A power line 340 borders both the green OLED 310 and the drive transistor 320. A data line 342 is fabricated between the green OLED 310 and the drive transistor 312 of the top subrow 302 and continues between the drive transistor 320 and the blue OLED 322 of the bottom subrow 304. A power line 344 is fabricated between the drive transistor 312 and the red OLED 314 of the top subrow 302 and continues between the blue OLED 322 and the drive transistor 324 of the bottom subrow 304. The structure of the pixel 300 also includes a data line 346 fabricated between the red OLED 314 and the drive transistor 314 of the top subrow 302 and continues between the transistor 314 of the top subrow 302 and continues between the transistor 324 and the green OLED 326 of the bottom subrow 304. Another power line 348 borders the drive transistor 316 of the top subrow 302 and the green OLED 326 of the bottom subrow 304. The drive transistor 316 and the green

OLED **326** are part of the next pixel **350** adjacent to the pixel **300** but share the data line **346**.

In FIG. 3, the display circuit of the pixel 300 is divided into the two subrows 302 and 304. The OLEDs 310, 322 and 314 are put on top and bottom side of the pixel area alternatively.

As a result, the distance between two adjacent OLEDs will be larger than the minimum required distance. Also, the data lines such as the data lines 342 and 346 may be shared between two adjacent pixels such as the pixel 300 and the adjacent pixel 350. This results in a large aperture ratio 10 because the distance between the OLEDs such as the OLED 310 and the OLED 322 may be reduced due to the staggered configuration resulting in larger emission areas of the OLEDs. Since the OLEDs in the pixel 300 share power lines, the surface area necessary for such lines is reduced allowing 15 the area to be open to the emission surfaces of the OLEDs therefore further increasing the aperture ratio.

FIG. 4 shows an example staggered architecture for a RGBW bottom emission display pixel circuit 400. The integrated circuit layout for the pixel 400 includes a top subrow 402 and a bottom subrow 404. In this example, the top subrow 402 includes a green OLED 410, a drive transistor 412, a red OLED 414 and a drive transistor 416. The bottom subrow 404 includes a drive transistor 420, a blue OLED 422, a drive transistor 424 and a white OLED 426. FIG. 4 shows the entire 25 pixel which includes the four OLEDs 410, 414, 422 and 426.

A select line 430 is fabricated on top of the top subrow 402 and a select line 432 is fabricated on the bottom of the bottom subrow 404. A power line 440 borders both the green OLED 410 and the drive transistor 420. A data line 442 is fabricated 30 between the green OLED 410 and the drive transistor 412 of the top subrow 402 and continues between the drive transistor 420 and the blue OLED 422 of the bottom subrow 404. A power line 444 is fabricated between the drive transistor 412 and the red OLED 414 of the top subrow 402 and continues 35 between the blue OLED 422 and the drive transistor 424 of the bottom subrow 404. The circuit 400 also includes a data line 446 fabricated between the red OLED 414 and the drive transistor 416 of the top subrow 402 and continues between the drive transistor 424 and the white OLED 426 of the 40 bottom subrow 404. Another power line 448 borders the drive transistor 416 of the top subrow 402 and the white OLED 426 of the bottom subrow 404. The power lines 440 and 448 are shared by adjacent pixels (not shown).

As with the configuration in FIG. 3, the pixel circuit 400 in FIG. 4 has increased aperture because the distance between parallel OLEDs may be decreased due to the staggered relationship between the OLEDs 410, 414, 422 and 426. The white OLED 426 is added since most of the display using the pixel circuit 400 typically emits white color and the white OLED 426 reduces continuous emissions from the blue OLED 422 which is primarily employed to emit white color in RGB type pixels such as the pixel 300 in FIG. 3. As with the configuration in FIG. 3, the distances between the OLEDs may be decreased resulting in greater exposure of the emission surface areas. Further, the sharing of the data and power supply lines also reduces the area necessary for such lines resulting in additional surface emission area being exposed for the OLEDs.

The same staggered arrangement as shown in FIGS. 3 and 60 4 may be used for the top emission type OLED integrated circuit. FIG. 5 shows a staggered color patterning for a RGB top-emission display structure 500. The structure 500 includes a top subrow 502 and a bottom subrow 504. The top subrow 502 includes a green OLED 512 and a red OLED 514. 65 The drive transistors to drive the OLEDs 512 and 514 are mounted on a lower circuit layer 516 under the OLEDs 512

8

and 514. The bottom subrow 504 includes a blue OLED 522 and a green OLED 524. Drive transistors that drive the OLEDs 522 and 524 are fabricated on a circuit layer 526 under the OLEDs 522 and 524. In the display structure 500, the OLEDs 512, 514 and 522 make up one pixel, while the green OLED 524 is part of another pixel. Thus the structure 500 results in a display with interlocked pixels which share various data lines. Such pixels require some interpolation of image data since the data lines are shared between the OLEDs of the pixels.

A select line 530 is fabricated on top of the top subrow 502 and a select line 532 is fabricated on the bottom of the bottom subrow 504. A power line 540 borders both the green OLED 510 and the blue OLED 520. A data line 542 is fabricated under the green OLED 510 and of the top subrow 502 and continues under the blue OLED 522 of the bottom subrow 504. The data line 542 is used to program the green OLED 512 and the blue OLED 522. A power line 544 is fabricated between the green OLED 512 and the red OLED 514 of the top subrow 502 and continues between the blue OLED 522 and the green OLED 524 of the bottom subrow 504. A data line 546 fabricated over the red OLED 514 of the top subrow 502 and continues over the green OLED 524 of the bottom subrow 404. The data line 546 is used to program the red OLED 514 and the green OLED 524. Another power line 548 borders the red OLED 514 of the top subrow 502 and the green OLED **524** of the bottom subrow **504**. The power lines 540 and 548 are shared by the transistors and OLEDs of adjacent pixels.

In this case, sharing the data programming lines **542** and **546** (VDATA) in the top emission structure **500** leads to more area for the drive transistors under the OLEDs. As a result, the drive transistors in the emission structure **500** may have larger source, drain and gate regions and the aging of the drive transistors will be slower because of lower current densities required by the transistors.

The emission structure 500 allows reduction of distance between the OLEDs 512 and 522 because of the staggered arrangement. The OLEDs 512, 514, 522 and 524 may be made wider than a known OLED, but with a relatively shorter length. The wider OLED surface results in increased aperture ratio. The emission structure 500 requires a processed image data signal from a raw RGB signal because the OLEDs are staggered with OLEDs from the adjacent pixels. The transparent common electrode (not shown) over the OLEDs 512, 514, 522 and 524 has relatively lower resistance because of the wider areas of the OLEDs 512, 514, 522 and 524.

FIG. 6 shows an alternate pixel arrangement 600 for a top emission structure. The pixel arrangement 600 improves the aperture ratio and relaxes OLED manufacturing requirements. The pixel arrangement 600 includes different pixels 602, 604, 606 and 608. Each of the pixels has three OLEDs such as OLEDs 610, 612 and 614 which are disposed on a circuit layer 616 that includes the drive transistors to drive each of the OLEDs 610, 612 and 614. In this case, the OLED 610 emits green light and is in a row with the OLED 612 that emits red light. The OLED 614 emits a blue light and has a larger emission surface than the OLEDs 610 and 612. Select lines such as select lines 620, 622 and 624 run on the top and the bottom of the pixels 602, 604, 606 and 608. Power supply lines 630, 632 and 634 run along the sides of the pixels 602, **604**, **606** and **608** to supply voltages for the OLEDs **610**, **612** and 614 and their respective drive transistors. Data lines 640, 642, 644 and 646 run under the OLEDs of the pixels 602, 604, 606 and 608. For example, the data line 640 is used to program the OLED 610, the data line 642 is used to program the

OLED **612** and either data line **640** or **644** is used to program the OLED **614** in the pixel **602**.

In the structure 600, any single current is within one subrow. As a result, the lines look straighter in a display composed of pixels using the arrangement 600 and so provide 5 better quality for text application. The OLED 614 that emits blue light is larger than the OLEDs 610 and 612, covering substantially the entire width of the pixel 602, because the increased surface area for the blue color OLED 614 retards aging which is the result of inherent faster aging for a blue 10 color OLED. The increased surface area requires lower current density to produce the same output as a smaller surface OLED and therefore ages slower. The structure 600 in FIG. 6 has an improved appearance over the structure 500 in FIG. 5 because the red, green and blue OLED elements are in a 15 straight line as opposed to being staggered between pixels. As with the structure 500 in FIG. 5, the transparent common electrode (not shown) over the OLEDs 610, 612 and 614 has relatively lower resistance because of the wider areas of the OLEDs **610**, **612** and **614**, as shown in FIG. **9**E.

FIG. 7 shows the cross section of a pixel structure 700 that is a modified bottom emission type pixel that increases aperture ratio by having a reflector focus light emitted from the areas of the emission area of an OLED 702 that are covered by other circuit components. The OLED 702 includes a cathode 25 layer 704 and an anode layer 706. A common electrode layer 708 provides electrical bias to the other side of the OLED 702. The common electrode 708 can be shaped as a concave mirror to reflect more light toward the reflective surface 740. A drive transistor 710 is fabricated over part of the emission surface of 30 the OLED 702. The drive transistor 710 includes a gate 712, a drain region 714 and a source region 716. The drive transistor 710 is fabricated on a clear substrate layer 720 that overlays the OLED 702. A metallization layer 730 is overlaid on the clear substrate 720 to form electrodes 732 and 734 35 contacting the drain region 714 and the source region 716 of the drive transistor 710 respectively and provide electrical connections to the other components of the circuit such as data and voltage supply lines. An electrode (not shown) is also formed to the gate of the transistor 710. The metallization 40 layer 730 includes an aperture 736 through which light from the OLED 702 may be emitted through the clear substrate

The pixel structure includes a reflector **740** that is disposed between the OLED **702** and the drive transistor **710**. The 45 reflector **740** includes a reflective surface **742** facing the emission surface of the OLED **702** that reflects light emitted from the OLED **702** that would be normally blocked by the drive transistor **710**. The reflected light (shown in arrows in FIG. **7**) is emitted out a window **744** in the reflector **740** to therefore 50 increase the light actually emitted from the OLED **702**.

Thus the OLED emission area is not limited to the opening window which is defined by the drive transistor and supporting components on the OLED **702**. As a result, the OLED current density for a given luminance is lower than a conventional bottom emission arrangement. This arrangement including the reflector **740** requires lower OLED voltage and therefore lower power consumption to achieve the same luminance as a conventional OLED without the reflector. Moreover, the lifetime of the OLED **702** will be longer due to lower current density. This structure **700** may also be used with other techniques to further improve aperture ratio.

The aperture ratio for different display resolutions is demonstrated in a graph **800** in FIG. **8A**. The graph **800** compares the aperture ratios of various configurations to display resolutions. One set of data points **802** shows the aperture ratios of a standard amorphous silicon red green blue pixel stripe struc-

10

ture as shown in FIG. 1A. A second set of data points 804 shows the aperture ratios of a standard polysilicon red green blue pixel stripe structure. As shown in FIG. 8A, the polysilicon based pixel has slightly better aperture ratios than the amorphous silicon based pixel. A third set of data points 806 shows the aperture ratios of a bottom emission staggered structure such as the structure of the pixel 300 shown in FIG. 3. As shown in the data points 802 in FIG. 8A, while the aperture ratio for higher resolution (e.g., 250 PPI) using a standard RGB stripe configuration is zero, the aperture ratio of the staggered pixel architecture in FIG. 3 in data points 806 is higher than 20% for up to 260 PPI.

FIG. 8B is a graph 850 showing the plots of aperture ratios at different display resolutions for various OLED pixel structures. One set of data points 852 shows the aperture ratios of a standard amorphous silicon red green blue pixel stripe structure as shown in FIG. 1A fabricated with a shadow mask. A second set of data points 854 shows the aperture ratios of an amorphous silicon bottom emission staggered structure such as the structure of the pixel 300 shown in FIG. 3 fabricated with a shadow mask. Another set of data points 856 shows the aperture ratios of a top emission type structure in a red green blue pixel strip structure fabricated by laser induced thermal imaging (LITI). A final set of data points 858 shows the aperture ratios of a top emission type structure using the staggered arrangement shown in FIG. 7 fabricated by LITI.

The aperture ratio is extracted for two types of OLED patterning (shadow mask with a 20-µm gap and LITI with a 10-µm gap) as shown in the data points **852** and **856** for a stripe type arrangement as shown in FIG. **1A**. In the case of shadow mask fabrication, the aperture ratio for RGB stripe is limited by OLED design rules whereas a RGB stripe using LITI fabrication is limited by the TFT design rules. However, for both shadow mask and LITI fabrication, staggered color patterning can provide high resolution (e.g. 300 ppi) with large aperture ratio as shown by the data points **854** and **858**. This resolution is provided without mandating tighter design rules as compared with conventional OLED layouts.

A preferred method of fabricating the pixel structure described above by (1) forming a first photoresist layer with the first opening 736 on the substrate 720, forming the reflective layer 740 with the second opening 744 over the first photoresist layer, forming a second photoresist layer in the opening 744 and over the reflective layer; and forming the organic light emitting device 702 over the second photoresist layer. The second opening 744 overlaps the first opening 736, and at least a portion of the reflective layer 740 is concave in shape. The transistor elements 710, 712, 714, 716, 732 and 734 are formed on the surface of the substrate 720 below the reflective layer, offset from the openings 736 and 744.

FIGS. 9A-9M are cross-sectional views illustrating successive steps of one exemplary fabrication process for a pixel structure having a high effective aperture ratio according to an embodiment of the invention. These steps can be used to manufacture a pixel structure as shown. The pixel structure is a modified bottom emission type pixel that increases effective aperture ratio, such that the effective aperture ratio is larger than the actual aperture ratio of the device. For simplicity of description, the transistor circuits supporting the pixel structure are omitted. However, it is contemplated that the pixel structure of FIGS. 9A-9M can include one or more supporting transistors (e.g., TFTs), such as drive transistor 710 and its associated components, positioned as shown in FIG. 7.

A substrate **910** is provided. Substrate **910** may be, for example, a glass wafer. Substrate **910** is cleaned with an RCA solution; specifically, a 1:1:5 solution of NH₄OH (ammo-

nium hydroxide), H₂O₂ (hydrogen peroxide), and H₂O (water), respectively. Substrate 910 is cleaned with the solution at 80° C. for 20 minutes.

A first photoresist layer 915 is formed to a thickness of 11.6 μm on substrate 910, as shown in FIG. 9A. In this embodi- 5 ment, first photoresist layer 915 is spin coated on substrate **910** at 800 rpm for 10 seconds, then at 4000 rpm for 60 seconds. First photoresist layer 915 may comprise any suitable transparent photoresist material, such as, for example, SU-8 photoresist. In another embodiment, first photoresist layer 915 comprises a black or dark polymer. First photoresist layer 915 is then soft baked at 95° C. for 3 minutes, exposed for 16 seconds, and hard baked at 95° C. for 4 minutes.

Next, as shown in FIG. 9B, a mask layer 920 is formed to a thickness of 100 nm on first photoresist layer 915. Mask 15 layer 920 is used as a hard mask for later etching of first photoresist layer 915 and can be, for example, an aluminum film. In this embodiment, mask layer 920 is deposited using WLOS sputtering with 50 sccm Ar, 9 mTorr pressure, 300 W DC power, and 700 seconds deposition time.

A second photoresist layer 925 is formed on mask layer 920 for photolithography, as shown in FIG. 9C. In this embodiment, second photoresist layer 925 is spin coated on mask layer 920 at 500 rpm for 10 seconds, then at 4000 rpm any suitable photoresist material such as, for example, AZ3312 photoresist. Second photoresist layer 925 is then soft baked at 90° C. for 1 minute.

Photo mask 930a-c is then applied to second photoresist layer 925, and ultraviolent (UV) exposure is applied from the 30 top (i.e., on the side of photo mask 930a-c), as shown in FIG. 9D. In this embodiment, UV exposure is maintained for 4 seconds with an intensity of 10 mW/cm². AZ 300 MIF developer is then applied and developed for 16 seconds, and the sample is post-exposure baked at 120° C. for 60 seconds, 35 resulting in separate second photoresist layers 925a and 925b.

As shown in FIG. 9F, mask layer 920 is etched into separate mask layers 920a and 920b. In this embodiment, mask layer 920 is etched using a polyacrylonitrile (PAN) solution; specifically, a 16:2:1:1 solution of H₃PO₄ (phosphoric acid), 40 H₂O (deionized water), HAc (acetic acid), and HNO₃ (nitric acid), respectively, is used. Mask layer 920 is etched at 40° C. for 3-4 minutes. Then, second photoresist layers 925a and 925b are removed. In this embodiment, second photoresist layers 925a and 925b are removed using acetone or AZ300 45 stripper.

First photoresist layer 915 is then etched into separate first photoresist layers 915a, 915b, as shown in FIG. 9G, forming a concave shape. In this embodiment, first photoresist layer is isotropically dry etched using inductively coupled plasma 50 (ICP). The ICP dry etching recipe is: 20 O₂, 2 CF₄, 180 ICP power, 50 pressure, and 700 seconds etching time. As shown in FIG. 9H, separate mask layers 920a and 920b are removed. In this embodiment, separate mask layers 920a and 920b are removed using a polyacrylonitrile (PAN) solution.

Reflective layer 940 is then deposited, as shown in FIG. 91. In this embodiment, reflective layer 940 is deposited using WLOS sputtering with 50 sccm Ar, 9 mTorr pressure, 300 W DC power, and 700 seconds deposition time. As shown in FIG. 9J, the emission windows are then opened using photopithography. A third photoresist layer (not shown) is spin coated at 3000 rpm for 30 seconds, soft baked at 100° C. for 6 minutes, then re-hydrated for 30 minutes. The third photoresist layer can comprise any suitable photoresist layer, and in this embodiment, comprises AZ P4330 photoresist. The third 65 photoresist layer is then exposed to 365 nm ultraviolet radiation for 35 seconds, and developed in a 1:4 solution of

12

AZ400K developer and deionized water, respectively, for 6 minutes. The portion of mirror layer 940 on substrate 910 is then etched with polyacrylonitrile for 4 minutes, resulting in separate mirror layers 940a and 940b, and the rest of the third photoresist later is removed using stripper.

As shown in FIG. 9K, a fourth photoresist layer 945 is deposited in the opening of mirror layers 940a and 940b, and over reflective layers 940a and 940b. In this embodiment, fourth photoresist layer 945 is spin coated at 800 rpm for 10 seconds, then at 4000 rpm for 60 seconds. Fourth photoresist layer 945 may comprise any suitable transparent photoresist material, such as, for example, SU-8 photoresist. Fourth photoresist layer 945 is then soft baked at 95° C. for 3 minutes, exposed for 16 seconds, and hard baked at 95° C. for 4 minutes.

Anode 950 is then deposited over fourth photoresist layer 945, as shown in FIG. 9L. In this embodiment, anode 950 is an indium tin oxide (ITO) film. Anode 950 is deposited using an AJA sputtering system with a ratio of Ar:O₂ of 16:0.5, a 20 temperature of 150° C., RF power of 100 W, and deposition time of 50 minutes. Post-annealing is then conducted at 150° C. for 30 minutes. Anode 950 can then be patterned using another photolithography process.

OLEDs are then deposited on top of the patterned anode for 60 seconds. Second photoresist layer 925 may comprise 25 950, as shown in FIG. 9M. In this embodiment, the OLEDs are deposited using an InteVoc thermal evaporation system at a pressure under 5×10^{-6} Torr. The OLEDs comprise anode 950, organic electroluminescent layer 955, and cathode 960. A common electrode layer (not shown) can be formed over cathode 960.

> As appreciated by one skilled in the art, organic electroluminescent layer 955 can comprise a plurality of layers, including (from anode 950 to cathode 960) a hole injection layer, a hole transport layer, an emission layer, an electron transport layer and an electron injection layer. In one embodiment, the hole injection layer comprises MoO₃; the hole transport layer comprises NPB; the electron transport layer comprises Alq₃; the electron injection layer comprises LiF; and cathode 960 comprises Al.

> The pixel structure includes reflective layers 940a, 940b that are disposed between the OLED (comprising anode 950, organic electroluminescent layer 955, and cathode 960) and the drive transistor(s) (not shown, but positioned between the substrate and first photoresist layers 915a and 915b). Reflective layers 940a, 940b include a reflective surface facing the emission surface of the OLED that reflects light emitted from the OLED that would be normally blocked by the drive transistor(s). The reflected light is emitted out an opening between mirror layers 940a and 940b to therefore increase the light actually emitted from the OLED. Because of the concave shape of reflective layers 940a and 940b, reflected light (as well as ambient light) is guided toward the opening between reflective layers 940a and 940b.

Thus, the OLED emission area is not limited to the opening 55 window which is defined by the drive transistor and supporting components on the OLED. As a result, the OLED current density for a given luminance is lower than a conventional bottom emission arrangement. This arrangement including reflective layers 940a, 940b requires lower OLED voltage and therefore lower power consumption to achieve the same luminance as a convention OLED without the mirror layers. Moreover, the lifetime of the OLED will be longer due to lower current density. This structure may also be used with other techniques to further improve effective aperture ratio.

While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise

construction and compositions disclosed herein and that various modifications, changes, and variations can be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims.

What is claimed is:

1. A color display comprising:

a controller; and

an array of pixels coupled to the controller to display images and including:

organic light emitting devices of alternating first and second colors located in every other row and every other column,

an organic light emitting device of a third color located in intervening rows and intervening columns, and not 15 in said every other row and every other column in which said light emitting devices of alternating first and second colors are located, and

first, second and third drive transistors coupled to said organic light emitting devices of said first, second and 20 third colors, respectively.

* * * * :

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 9,059,117 B2 Page 1 of 1

APPLICATION NO. : 14/322995 DATED : June 16, 2015

INVENTOR(S) : Gholamreza Chaji, Vasudha Gupta and Arokia Nathan

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Title Page, Item (72), for inventor Arokia Nathan, please delete the country "(CA)" and insert -- (GB) --, therefor.

Signed and Sealed this First Day of December, 2015

Michelle K. Lee

Michelle K. Lee

Director of the United States Patent and Trademark Office



专利名称(译)	高分辨率像素架构		
公开(公告)号	<u>US9059117</u>	公开(公告)日	2015-06-16
申请号	US14/322995	申请日	2014-07-03
[标]申请(专利权)人(译)	伊格尼斯创新公司		
申请(专利权)人(译)	IGNIS创新INC.		
当前申请(专利权)人(译)	IGNIS创新INC.		
[标]发明人	CHAJI GHOLAMREZA GUPTA VASUDHA NATHAN AROKIA		
发明人	CHAJI, GHOLAMREZA' GUPTA, VASUDHA NATHAN, AROKIA		
IPC分类号	H01L27/32 H01L33/00 H01L27/	15 H01L51/52 H01L51/50 H01L3	3/60 H01L51/56 G09G3/32
CPC分类号			L51/5271 H01L27/3213 H01L27/3211 426 G09G2300/0439 H01L27/3216
代理机构(译)	尼克松皮博迪律师事务所		
优先权	2686174 2009-12-01 CA		
其他公开文献	US20140312333A1		
外部链接	Espacenet USPTO		

摘要(译)

像素结构包括基本上透明的基板,形成在基板上的驱动晶体管,形成在驱动晶体管的与基板相对的一侧上的有机发光器件,设置在发光器件和驱动晶体管之间的反射层面向发光器件的反射表面。反射层形成偏离驱动晶体管的开口,用于将发光器件发射的光传递到基板。至少一部分反射层优选为凹形,以将来自发光装置的反射光引导回到发光装置上。

